Verilog code for a tristate element

Verilog code for a tristate element using a concurrent assignment.

 module three_st (t, i, o);
 input  t, i;
 output o;
    assign o = (~t) ? i: 1’bZ;
        endmodule