Verilog code for a 4-bit register with a
positive-edge clock, asynchronous set and clock enable.
module flop (clk, d, ce, pre, q);
input clk, ce, pre;
input [3:0] d;
output [3:0] q;
reg [3:0] q;
always @(posedge clk or posedge pre)
begin
if (pre)
q <= 4’b1111;
else if (ce)
q <= d;
end
endmodule
vlsi physical design training
ReplyDeleteVlsichip technologies provides a good platform to enhance your career in VLSI field. Faculties are very supportive here and make you learn things from scratch to higher level. Sandeep sir has a vast experience which he shares with his students and that really helped us during our interviews. Apart from teaching they also provide placement opportunities in core companies like cadence, synopsys, mentor graphics etc.
VLSICHIP Technology For each class you take in this department, you will receive a syllabus with specific information about.STA courses
ReplyDelete